Antifuse field programmable gate arrays
- 1 July 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 81 (7), 1042-1056
- https://doi.org/10.1109/5.231343
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- FPGA performance versus cell granularityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Logic synthesis for programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Segmented channel routingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Architecture of field-programmable gate arraysProceedings of the IEEE, 1993
- AmapPublished by Association for Computing Machinery (ACM) ,1991
- Technology mapping for electrically programmable gate arraysPublished by Association for Computing Machinery (ACM) ,1991
- Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiencyIEEE Journal of Solid-State Circuits, 1990
- An architecture for electrically configurable gate arraysIEEE Journal of Solid-State Circuits, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Two-dimensional stochastic model for interconnections in master slice integrated circuitsIEEE Transactions on Circuits and Systems, 1981