Explicit formulation of delays in CMOS data paths
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 23 (5), 1257-1264
- https://doi.org/10.1109/4.5953
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- CMOS differential pass-transistor logic designIEEE Journal of Solid-State Circuits, 1987
- Evolution of CAD tools towards third generation custom VLSI designRevue de Physique Appliquée, 1987
- Explicit formulation of delays in CMOS VLSIElectronics Letters, 1987
- A Fast-Timing Simulator for Digital MOS CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Delay-time evaluation in ED MOS logic LSIIEEE Journal of Solid-State Circuits, 1986
- Formal design procedures for pass transistor switching circuitsIEEE Journal of Solid-State Circuits, 1985
- Algorithms for automatic transistor sizing in CMOS digital circuitsPublished by Association for Computing Machinery (ACM) ,1985
- Switch-Level Delay Models for Digital MOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Delay-Time Modeling for ED MOS Logic LSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- A design of CMOS polycell for LSI circuitsIEEE Transactions on Circuits and Systems, 1981