PA7200: a PA-RISC processor with integrated high performance MP bus interface
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A new processor implementing Hewlett-Packard's PA-RISC 1.1 (Precision Architecture) has been designed. This latest design incorporates many improvements over the HP PA7100 CPU, including increased frequency, instruction and data cache prefetching, enhanced superscalar execution, and enhanced multiprocessor support. The PA7200 connects directly to a new split transaction, 120 MHz, 64-bit bus capable of supporting multiple processors and multiple outstanding memory reads per processor. A novel fully associative on-chip data cache, which is accessed in parallel with an external data cache, is used to reduce the miss rate and facilitate hardware and software directed prefetching to reduce average memory access time.<>Keywords
This publication has 8 references indexed in Scilit:
- A 30 MIPS VLSI CPUPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A high speed superscalar PA-RISC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multiprocessor features of the HP Corporate Business ServersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HP's PA7100LC: a low-cost superscalar PA-RISC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A CMOS RISC CPU with on-chip parallel cachePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS PA-RISC processor for a new family of workstationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance features of the PA7100 microprocessorIEEE Micro, 1993
- Precision architectureComputer, 1989