Delay modeling and timing of bipolar digital circuits
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Switch-Level Logic Simulation of Digital Bipolar CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Design Aids for the Simulation of Bipolar Gate ArraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Implication algorithms for MOS switch level functional macromodeling implication and testingPublished by Association for Computing Machinery (ACM) ,1982
- A unified switching theory with applications to VLSI designProceedings of the IEEE, 1982
- Depth-First Search and Linear Graph AlgorithmsSIAM Journal on Computing, 1972