A dynamic voltage scaled microprocessor system
Top Cited Papers
- 1 November 2000
- journal article
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (11), 1571-1580
- https://doi.org/10.1109/4.881202
Abstract
A microprocessor system is presented in which the supply voltage and clock frequency can be dynamically varied so that the system can deliver high throughput when required while significantly extending battery life during the low speed periods. The system consists of a dc-dc switching regulator, an ARM V4 microprocessor with a 16-kB cache, a bank of 64-kB SRAM ICs, and an I/O interface IC. The four custom chips were fabricated in a standard 0.6-/spl mu/m 3-metal CMOS process. The system can dynamically vary the supply voltage from 1.2 to 3.8 V in less than 70 /spl mu/s. This provides a throughput range of 6-85 MIPS with an energy consumption of 0.54-5.6 mW/MIP yielding an effective energy efficiency as high as 26200 MIPS/W.Keywords
This publication has 9 references indexed in Scilit:
- Data driven signal processing: an approach for energy efficient computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design issues for Dynamic Voltage ScalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- Voltage scheduling in the IpARM microprocessor systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- Variable supply-voltage scheme for low-power high-speed CMOS digital designIEEE Journal of Solid-State Circuits, 1998
- A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessorIEEE Journal of Solid-State Circuits, 1996
- CMOS scaling for high performance and low power-the next ten yearsProceedings of the IEEE, 1995
- Low-power operation using self-timed circuits and adaptive scaling of the supply voltageIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- A voltage reduction technique for battery-operated systemsIEEE Journal of Solid-State Circuits, 1990