CMOS scaling for high performance and low power-the next ten years
- 1 April 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 83 (4), 595-606
- https://doi.org/10.1109/5.371968
Abstract
No abstract availableThis publication has 33 references indexed in Scilit:
- A new planarization technique, using a combination of RIE and chemical mechanical polish (CMP)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Ultra-high speed CMOS circuits in thin SIMOX filmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SOI for a 1-volt CMOS technology and application to a 512 Kb SRAM with 3.5 ns access timePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Indium channel implant for improved short-channel behavior of submicrometer NMOSFETsIEEE Electron Device Letters, 1993
- A High Performance 0.25/spl mu/m CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Experimental Study Of Electron Heating In 0.1/spl mu/-n MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Damascene stud local interconnect in CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Possibilities of CMOS Mainframe and its Impact on Technology R&DPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Comparison of transformation to low-resistivity phase and agglomeration of TiSi/sub 2/ and CoSi/sub 2/IEEE Transactions on Electron Devices, 1991
- Low-voltage hot-electron currents and degradation in deep-submicrometer MOSFETsIEEE Transactions on Electron Devices, 1990