On the Properties of Irredundant Logic Networks
- 1 September 1976
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-25 (9), 884-892
- https://doi.org/10.1109/tc.1976.1674713
Abstract
The constraints imposed by various types of irredundancy on the structure of combinational logic networks are investigated. It is shown that the usual notion of irredundancy, here called a-irredundancy, places bounds on the maximum number of inputs to certain types of network structures. A network is called b-redundant if it contains a cascade of single-input gates that can be reduced to either an inverter or a single line. Let Nab(Z) denote all realizations of Z that are both a- and b-irredundant. If N ∈ Nab(Z), then the number of gates in any fan-out-free subnetwork of N is bounded. It is shown that a solution to some important design optimization problems can be found in Nab(Z). It is conjectured that Nāb(Z) is finite and some results supporting this conjecture are presented. For example, it is impossible to construct an arbitrarily long cascade of networks that perform the identity transformation without introducing a- or b-redundancy. A more general type of redundancy, c-redundancy, is defined which includes both a- and b-redundancy as special cases. The class of c-irredundant realizations of Z is finite.Keywords
This publication has 9 references indexed in Scilit:
- On the Design of Logic Networks with Redundancy and Testability ConsiderationsIEEE Transactions on Computers, 1974
- Minimization of fanout in switching networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1974
- Redundancy Testing in Combinational NetworksIEEE Transactions on Computers, 1974
- Diagnosis of Short-Circuit Faults in Combinational CircuitsIEEE Transactions on Computers, 1974
- Design of Optimal Switching Networks by Integer ProgrammingIEEE Transactions on Computers, 1972
- A Nand Model ror Fault Diagnosis in Combinational Logic NetworksIEEE Transactions on Computers, 1971
- On Realizations of Boolean Functions Requiring a Minimal or Near-Minimal Number of TestsIEEE Transactions on Computers, 1971
- The Necessity of Closed Circuit Loops in Minimal Combinational CircuitsIEEE Transactions on Computers, 1970
- Theory of Logical NetsProceedings of the IRE, 1953