Scalable communication architectures for massively parallel hardware multi-processors
- 30 November 2012
- journal article
- Published by Elsevier in Journal of Parallel and Distributed Computing
- Vol. 72 (11), 1450-1463
- https://doi.org/10.1016/j.jpdc.2012.01.017
Abstract
No abstract availableKeywords
This publication has 26 references indexed in Scilit:
- High-Level Synthesis for FPGAs: From Prototyping to DeploymentIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011
- Massively LDPC Decoding on Multicore ArchitecturesIEEE Transactions on Parallel and Distributed Systems, 2010
- Quality-driven methodology for demanding accelerator designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- IEEE Standard for Information technology-- Local and metropolitan area networks-- Specific requirements-- Part 15.3: Amendment 2: Millimeter-wave-based Alternative Physical Layer ExtensionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless StandardPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Pipelined Block-Serial Decoder Architecture for Structured Ldpc CodesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Optimized Generation of Data-Path from C Codes for FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- SPARK: a high-level synthesis framework for applying parallelizing compiler transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Quality-driven design in the system-on-a-chip era: Why and how?Journal of Systems Architecture, 2001
- Low-density parity-check codesIEEE Transactions on Information Theory, 1962