A high-performance network architecture for a PA-RISC workstation
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 11 (2), 191-202
- https://doi.org/10.1109/49.215015
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- CMOS PA-RISC processor for a new family of workstationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Architecture and compiler enhancements for PA-RISC workstationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- System design for a low cost PA-RISC desktop workstationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An analysis of TCP processing overheadIEEE Communications Magazine, 1989
- Towards a Universal Data Transport SystemIEEE Journal on Selected Areas in Communications, 1983
- Transmission Control ProtocolPublished by RFC Editor ,1981