A 280-ps Josephson 4-bitx4-bit parallel multiplier
- 1 October 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 20 (5), 1056-1060
- https://doi.org/10.1109/JSSC.1985.1052436
Abstract
The multiplier circuit is implement in 5-/spl mu/m Resistor Coupled Josephson Logic (RCJL) and uses dual-rail logic aiming for high-speed operation. The array configuration was adopted for its design simplicity. The circuit contains 249 gates consisting of 862 Josephson junctions. The experimental multiplier was fabricated using 5-/spl mu/m lead-alloy Josephson IC processes. The complete operation of the multiplier was confirmed to be proper, with a critical path delay of 280 ps. The total power dissipation was 1 mW. This critical path delay is one order of magnitude, and the power dissipation more than two orders of magnitude smaller than those achieved with high-speed semiconductor devices, such as GaAs field-effect transistors and silicon bipolar transistors.Keywords
This publication has 10 references indexed in Scilit:
- An RCJL decoder for a Josephson memoryIEEE Electron Device Letters, 1983
- A high-speed four-bit full adder with a resistor coupled Josephson logicIEEE Electron Device Letters, 1983
- Logic delays of 5-μm resistor coupled Josephson logicApplied Physics Letters, 1982
- Resistor coupled Josephson logicApplied Physics Letters, 1982
- A novel current injection Josephson logic gate with high gainApplied Physics Letters, 1981
- Fabrication Process for Josephson Integrated CircuitsIBM Journal of Research and Development, 1980
- A 30-ps Josephson current injection logic (CIL)IEEE Journal of Solid-State Circuits, 1979
- A simple high-performance current-switched Josephson gateApplied Physics Letters, 1979
- Josephson direct coupled logic (DCL)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Regulated AC power for Josephson interferometer latching logic circuitsIEEE Transactions on Magnetics, 1979