Mason: A Global Floorplanning Approach for VLSI Design
- 1 October 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 5 (4), 477-489
- https://doi.org/10.1109/tcad.1986.1270219
Abstract
No abstract availableKeywords
This publication has 20 references indexed in Scilit:
- An Analytical Algorithm for Placement of Arbitrarily Sized Rectangular BlocksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- An Improved Min-Cut Algonthm for Partitioning VLSI NetworksIEEE Transactions on Computers, 1984
- An Algorithm for Finding a Rectangular Dual of a Planar Graph for Use in Area Planning for VLSI Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- An Algorithm for Building Rectangular Floor-PlansPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Optimal orientations of cells in slicing floorplan designsInformation and Control, 1983
- Optimization by Simulated AnnealingScience, 1983
- Placement Algorithms for Custom VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- On finding Most Optimal Rectangular Package PlansPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Automatic Floorplan DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph RepresentationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979