Fast Programmable 256K Read Only Memory with On-Chip Test Circuits
- 1 February 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 20 (1), 422-427
- https://doi.org/10.1109/jssc.1985.1052324
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A high-speed ultra-low power 64K CMOS EPROM with on-chip test functionsIEEE Journal of Solid-State Circuits, 1983
- A low-power sub 100 ns 256K bit dynamic RAMIEEE Journal of Solid-State Circuits, 1983
- A model for the relation between substrate and gate currents in n-channel MOSFET'sIEEE Transactions on Electron Devices, 1983
- One-dimensional writing model of n-channel floating gate ionization-injection MOS (FIMOS)IEEE Transactions on Electron Devices, 1981
- Two-dimensional computer simulation models for MOSLSI fabrication processesIEEE Transactions on Electron Devices, 1981
- Characterization of two step impact ionization and its influence in NMOS and PMOS VLSI'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980
- Limiting factors for programming EPROM of reduced dimensionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980