Graded or stepped energy band-gap-insulator MIS structures (GI-MIS or SI-MIS)
- 1 September 1979
- journal article
- research article
- Published by AIP Publishing in Journal of Applied Physics
- Vol. 50 (9), 5826-5829
- https://doi.org/10.1063/1.326728
Abstract
A new concept in nonvolatile semiconductor memory using graded or stepped energy band‐gap insulators under the gate electrode of a metal‐insulator‐semiconductor type structure is described. With the graded or stepped insulator, electrons or holes can be injected from the gate electrode at low to moderate applied fields. These carriers then flow under the applied voltage bias into a wide energy band‐gap insulator (such as SiO2) with a purposely introduced charge trapping layer (such as ion‐implanted As, deposited W, or deposited polycrystalline Si). This trapping layer captures and stores electrons (’’write’’ operation) or holes (’’erase’’ operation) with as close to 100% efficiency as possible. Because of the larger energy barriers at the semiconductor (such as Si) interface with the wide energy band‐gap insulator (such as SiO2), few carriers of the opposite sign are injected. Therefore, the substrate Si‐SiO2 interface, for instance, can be used strictly for charge sensing (’’read’’ operation) such as in a field‐effect transistor. Several experimental examples are mentioned. A detailed description of stepped insulator structures using thin Si3N4SiO2 (≈5.2 eV band gap) layers on (≈9 eV band gap) with an ion‐implanted As region is given. Some advantages of these structures over other nonvolatile semiconductor memory devices are discussed.Keywords
This publication has 16 references indexed in Scilit:
- Centroid location of implanted ions in the SiO2 layer of MOS structures using the photo I-V technique)Journal of Applied Physics, 1978
- Light-activated storage device (LASD)Journal of Applied Physics, 1978
- Differential studies of dual-dielectric charge-storage cellsJournal of Applied Physics, 1978
- Electron-electron effects in the writing and erasing of dual-dielectric charge-storage cellsApplied Physics Letters, 1978
- A DSA-type Non-Volatile Memory Transistor with Self-Aligned GatesJapanese Journal of Applied Physics, 1978
- Electron-trapping characteristics of W in SiO2Journal of Applied Physics, 1977
- Determination of insulator bulk trapped charge densities and centroids from photocurrent-voltage charactersitcs of MOS structuresJournal of Applied Physics, 1976
- Nonvolatile semiconductor memory devicesProceedings of the IEEE, 1976
- Electrically alterable avalanche-injection-type MOS READ-ONLY memory with stacked-gate structureIEEE Transactions on Electron Devices, 1976
- Interfacial Dopants for Dual-Dielectric, Charge-Storage CellsBell System Technical Journal, 1974