Enhanced performance of accumulation mode 0.5 mu m CMOS/SOI operated at 300 K and 85 K
- 9 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- A half-micron CMOS technology using ultra-thin silicon on insulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fabrication of CMOS on ultrathin SOI obtained by epitaxial lateral overgrowth and chemical-mechanical polishingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Structure design for submicron MOSFET on ultra thin SOIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A normally-off type buried channel MOSFET for VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978