The Expandable Split Window Paradigm for Exploiting Fine-grain Parallelism
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- SIMP (single Instruction Stream/multiple Instruction Pipelining): A Novel High-speed Single-processor ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Can Dataflow Subsume Von Neumann Computing?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Resource requirements of dataflow programsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Monsoon: an explicit token-store architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A study of branch prediction strategiesPublished by Association for Computing Machinery (ACM) ,1998
- IBM RISC System/6000 processor architectureIBM Journal of Research and Development, 1990
- Available instruction-level parallelism for superscalar and superpipelined machinesPublished by Association for Computing Machinery (ACM) ,1989
- A VLIW architecture for a trace scheduling compilerIEEE Transactions on Computers, 1988
- HPS, a new microarchitecture: rationale and introductionPublished by Association for Computing Machinery (ACM) ,1985
- Measuring the Parallelism Available for Very Long Instruction Word ArchitecturesIEEE Transactions on Computers, 1984