The analysis of silicon bipolar transistor scaling-down scheme for low noise and low power analog application
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A scheme for scaling-down of the silicon analog bipolar transistors has been investigated in detail in terms of power consumption, noise figure and associated power gain. There is an appropriate scaling approach for the analog bipolars.Keywords
This publication has 3 references indexed in Scilit:
- A self-aligned emitter base NiSi electrode technology for advanced high-speed bipolar LSIsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A Low-stress Trench Isolation Structure And Its Electrical Characteristics Of Sub 20 Ps High-speed ECLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Exact computation of two-port noise parametersElectronics Letters, 1989