Logic synthesis for programmable gate arrays
Top Cited Papers
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 620-625
- https://doi.org/10.1109/dac.1990.114928
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Logic verification using binary decision diagrams in a logic synthesis environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Logic synthesis for programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An architecture for electrically configurable gate arraysIEEE Journal of Solid-State Circuits, 1989
- Universal logic design algorithm and its application to the synthesis of two-level switching circuitsIEE Proceedings E Computers and Digital Techniques, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- DAGON: technology binding and local optimization by DAG matchingPublished by Association for Computing Machinery (ACM) ,1987
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Minimization Over Boolean GraphsIBM Journal of Research and Development, 1962