Performance enhancements in BOLD using 'implications'
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Don't cares and global flow analysis of Boolean networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multi-level logic minimization using implicit don't caresIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Verification Algorithms for VLSI SynthesisPublished by Springer Nature ,1987
- Global Flow Analysis in Automatic Logic DesignIEEE Transactions on Computers, 1986
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- PODEM-X: An Automatic Test Generation System for VLSI Logic StructuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981