NENDEP-a simple n-channel MOS technology for logic circuits
- 1 August 1975
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 10 (4), 212-218
- https://doi.org/10.1109/jssc.1975.1050596
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Drain voltage limitations of MOS transistorsSolid-State Electronics, 1974
- Threshold-voltage sensitivity of ion-implanted m.o.s. transistors due to process variationsElectronics Letters, 1974
- A depletion load self-aligned technologySolid-State Electronics, 1973
- The electrical properties of phosphorus doped silicon layers obtained by ion implantation through a passivating oxideSolid-State Electronics, 1973
- n-channel ion-implanted enhancement/depletion FET circuit and fabrication technologyIEEE Journal of Solid-State Circuits, 1973
- Properties of silicon implanted with boron ions through thermal silicon dioxideSolid-State Electronics, 1973
- The Effect of Oxide Thickness on Threshold Voltage of Boron Ion Implanted MOSFETJournal of the Electrochemical Society, 1973
- A high-performance N-channel MOSLSI using depletion-type load elementsIEEE Journal of Solid-State Circuits, 1972
- Ion-implanted complementary MOS transistors in low-voltage circuitsIEEE Journal of Solid-State Circuits, 1972
- Mobility Anisotropy of Electrons in Inversion Layers on Oxidized Silicon SurfacesPhysical Review B, 1971