The Indirect Binary n-Cube Microprocessor Array
- 1 May 1977
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-26 (5), 458-473
- https://doi.org/10.1109/tc.1977.1674863
Abstract
This paper explores the possibility of using a large-scale array of microprocessors as a computational facility for the execution of massive numerical computations with a high degree of parallelism. By microprocessor we mean a processor realized on one or a few semiconductor chips that include arithmetic and logical facilities and some memory. The current state of LSI technology makes this approach a feasible and attractive candidate for use in a macrocomputer facility.Keywords
This publication has 13 references indexed in Scilit:
- Decomposition of Permutation NetworksIEEE Transactions on Computers, 1973
- The Organization and Use of Parallel MemoriesIEEE Transactions on Computers, 1971
- On a Class of Rearrangeable Switching Networks Part I: Control AlgorithmBell System Technical Journal, 1971
- The ILLIAC IV ComputerIEEE Transactions on Computers, 1968
- On Permutation Switching NetworksBell System Technical Journal, 1968
- An Adaptation of the Fast Fourier Transform for Parallel ProcessingJournal of the ACM, 1968
- A Multilayer Iterative Circuit ComputerIEEE Transactions on Electronic Computers, 1963
- A modified Holland machinePublished by Association for Computing Machinery (ACM) ,1963
- The SOLOMON computerPublished by Association for Computing Machinery (ACM) ,1962
- A Study of Non-Blocking Switching NetworksBell System Technical Journal, 1953