A 1.5 V DRAM for battery-based applications
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 238-239
- https://doi.org/10.1109/isscc.1989.48271
Abstract
The authors report low-power, high-signal-to-noise-ratio (SNR) 16 Mbit DRAM (dynamic RAM) techniques which allow 1.5-V battery operation. To reduce power consumption, the data-line voltage swing is the sum of the threshold voltages for nMOS and pMOS transistors in the sense amplifier. A plate-pulse circuit technique, a three-level word pulse, and a 3.4- mu m/sup 2/ data-line shielded STC cell enhance SNR in the memory array. The main features of the DRAM are compared with those of the SNB (storage-node-boosted) technique and a conventional half-V/sub CC/ circuit technique.<>Keywords
This publication has 3 references indexed in Scilit:
- A new stacked capacitor DRAM cell characterized by a storage capacitor on a bit-line structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An Experimental 16mb Dram with Transposed Data-Line StructurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A storage-node-boosted RAM with word line delay compensationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982