Parameter sensitivity for optimal design of 65nm node double gate SOI transistors
- 30 June 2005
- journal article
- research article
- Published by Elsevier in Solid-State Electronics
- Vol. 49 (6), 1034-1043
- https://doi.org/10.1016/j.sse.2005.03.023
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- Nanoscale FinFETs with gate-source/drain underlapIEEE Transactions on Electron Devices, 2004
- On the Threshold Voltage of Symmetrical DG MOS Capacitor With Intrinsic Silicon BodyIEEE Transactions on Electron Devices, 2004
- A process/physics-based compact model for nonclassical CMOS device and circuit designSolid-State Electronics, 2004
- Impact of technology parameters on device performance of UTB-SOI CMOSSolid-State Electronics, 2004
- Monte Carlo simulations of double-gate MOSFETsIEEE Transactions on Electron Devices, 2003
- A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETsIEEE Transactions on Electron Devices, 2003
- Ultimately thin double-gate SOI MOSFETsIEEE Transactions on Electron Devices, 2003
- Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETsIEEE Transactions on Electron Devices, 2001
- An ultra-thin midgap gate FDSOI MOSFETSolid-State Electronics, 2000
- High-performance deep submicron CMOS technologies with polycrystalline-SiGe gatesIEEE Transactions on Electron Devices, 2000