Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs
Top Cited Papers
- 1 December 2001
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 48 (12), 2861-2869
- https://doi.org/10.1109/16.974719
Abstract
A one-dimensional (1-D) analytic solution is derived for an undoped (or lightly doped) double-gate (DG) MOSFET by incorporating only the mobile charge term in Poisson's equation. The solution is applied to both symmetric and asymmetric DG MOSFETs to obtain closed forms of band bending and inversion charge as a function of gate voltage and silicon thickness. It is shown that for the symmetric DG device, "volume inversion" only occurs under subthreshold conditions, with a slightly negative impact on performance. Comparisons under the same off-state conditions show that the on-state inversion charge density of an asymmetric DG with one channel is only slightly less than that of a symmetric DG with two channels, if the silicon film is thin. From the analytic solutions, explicit expressions for the various components of the equivalent capacitance circuit are derived for symmetric and asymmetric DG devices. These help gain an insight into the electrostatic coupling between the back gate and the front channel in the asymmetric case. Finally, the gate work function requirements are quantified for symmetric and asymmetric DG CMOS, based on threshold voltage considerations.Keywords
This publication has 12 references indexed in Scilit:
- DC and AC performance analysis of 25 nm symmetric/asymmetric double-gate, back-gate and bulk CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Double-gate CMOS: symmetrical- versus asymmetrical-gate devicesIEEE Transactions on Electron Devices, 2001
- Extraordinarily high drive currents in asymmetrical double-gate MOSFETsSuperlattices and Microstructures, 2000
- An analytical solution to a double-gate MOSFET with undoped bodyIEEE Electron Device Letters, 2000
- Electronic structures and phonon-limited electron mobility of double-gate silicon-on-insulator Si inversion layersJournal of Applied Physics, 1999
- CMOS scaling into the nanometer regimeProceedings of the IEEE, 1997
- Analytical models for n/sup +/-p/sup +/ double-gate SOI MOSFET'sIEEE Transactions on Electron Devices, 1995
- A dynamic threshold voltage MOSFET (DTMOS) for very low voltage operationIEEE Electron Device Letters, 1994
- Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performanceIEEE Electron Device Letters, 1987
- Approximations for accumulation and inversion space-charge layers in semiconductorsSolid-State Electronics, 1968