Achieving 100% throughput in an input-queued switch
Top Cited Papers
- 23 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 296-302
- https://doi.org/10.1109/infcom.1996.497906
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- A neural network implementation of an input access scheme in a high-speed packet switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Stability of queueing networks and scheduling policiesIEEE Transactions on Automatic Control, 1995
- Scheduling cells in an input-queued switchElectronics Letters, 1993
- Input and output queueing ATM switch architecture with spatial and temporal slot reservation controlElectronics Letters, 1992
- Parallel contention resolution control for input queueing ATM switchesElectronics Letters, 1992
- Optimum architecture for input queuing ATM switchesElectronics Letters, 1991
- Neural network design of a banyan network controllerIEEE Journal on Selected Areas in Communications, 1990
- Queueing in high-performance packet switchingIEEE Journal on Selected Areas in Communications, 1988
- Input Versus Output Queueing on a Space-Division Packet SwitchIEEE Transactions on Communications, 1987
- Data Structures and Network AlgorithmsPublished by Society for Industrial & Applied Mathematics (SIAM) ,1983