The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors
- 31 March 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 14
- https://doi.org/10.1109/hpca.2004.10018
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- Integrating adaptive on-chip storage structures for reduced dynamic powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Positional adaptation of processorsPublished by Association for Computing Machinery (ACM) ,2003
- Power and energy reduction via pipeline balancingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power aware microarchitecture resource scalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- JETTY: filtering snoops for reduced energy consumption in SMP serversPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power Aware ComputingPublished by Springer Nature ,2002
- Energy-effective issue logicACM SIGARCH Computer Architecture News, 2001
- Evaluating synchronization on shared address space multiprocessorsPublished by Association for Computing Machinery (ACM) ,1999
- Implications of hierarchical N-body methods for multiprocessor architecturesACM Transactions on Computer Systems, 1995
- The directory-based cache coherence protocol for the DASH multiprocessorACM SIGARCH Computer Architecture News, 1990