Retiming and resynthesis: optimizing sequential networks with combinational techniques
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 10 (1), 74-84
- https://doi.org/10.1109/43.62793
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- The use of observability and external don't cares for the simplification of multi-level networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance optimization of pipelined circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A VLSI wordprocessing subsystem for a real time large vocabulary continuous speech recognition systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- NOVA: state assignment of finite state machines for optimal two-level logic implementationsPublished by Association for Computing Machinery (ACM) ,1989
- Multi-level logic simplification using don't cares and filtersPublished by Association for Computing Machinery (ACM) ,1989
- Approaches to multi-level sequential logic synthesisPublished by Association for Computing Machinery (ACM) ,1989
- Decomposition and factorization of sequential finite state machinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- The transduction method-design of logic networks based on permissible functionsIEEE Transactions on Computers, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984