Static energy reduction techniques for microprocessor caches
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Leakage power reduction in low-voltage CMOS designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An auto-backgate-controlled MT-CMOS circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cache decay: exploiting generational behavior to reduce cache leakage powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Adaptive mode control: a static-power-efficient cache designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A static power model for architectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design challenges of technology scalingIEEE Micro, 1999
- A low power SRAM using auto-backgate-controlled MT-CMOSPublished by Association for Computing Machinery (ACM) ,1998
- The SimpleScalar tool set, version 2.0ACM SIGARCH Computer Architecture News, 1997