Electrical characterization of epitaxial silicon films formed by a low kinetic energy particle process
- 16 January 1989
- journal article
- Published by AIP Publishing in Applied Physics Letters
- Vol. 54 (3), 253-255
- https://doi.org/10.1063/1.100981
Abstract
Electrical properties of epitaxial silicon layers formed at very low temperatures of 320–350 °C by a low kinetic energy particle process are presented. Dopant impurities in the target material are substitutionally incorporated into the epitaxially grown layer, thus being electrically activated without any additional heat cycles. An epitaxial silicon layer having a resistivity as low as 0.0018 Ω cm has been obtained using a heavily arsenic-doped silicon target. A p-n junction diode formed by directly depositing an n-type epilayer on a p-type substrate exhibits a reverse current level as low as 1.88×10−9 A/cm2 at a reverse-bias voltage of 5 V. The electrical properties of the grown film have shown a good correlation to the crystallinity of the film, which changes depending upon the ion bombardment energy.Keywords
This publication has 7 references indexed in Scilit:
- Low-temperature silicon epitaxy by low-energy bias sputteringApplied Physics Letters, 1988
- I n s i t u substrate-surface cleaning for very low temperature silicon epitaxy by low-kinetic-energy particle bombardmentApplied Physics Letters, 1988
- Room-temperature copper metallization for ultralarge-scale integrated circuits by a low kinetic-energy particle processApplied Physics Letters, 1988
- High-rate growth at low temperatures by free-jet molecular flow: Surface-reaction film-formation technologyApplied Physics Letters, 1988
- Nonequilibrium boron doping effects in low-temperature epitaxial silicon filmsApplied Physics Letters, 1987
- Crystalline and Electrical Characteristics of Silicon Films Deposited by Ionized-Cluster-BeamsJapanese Journal of Applied Physics, 1980
- Low Temperature Silicon Epitaxy by Partially Ionized Vapor DepositionJapanese Journal of Applied Physics, 1977