Analysis of Multiprocessors with Private Cache Memories
- 1 April 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-31 (4), 296-304
- https://doi.org/10.1109/tc.1982.1675995
Abstract
This paper presents an approximate analytical model for the performance of multiprocessors with private cache memories and a single shared main memory. The accuracy of the model is compared with simulation results and is found to be very good over a broad range of parameters. The parameters of the model are the size of the multiprocessor, the size and type of the interconnection network, the cache miss-ratio, and the cache block transfer time. The analysis is extended to include several different read/write policies such as write-through, load-through, and buffered write-back. The analytical technique presented is also applicable to the performance of interconnection networks under block transfer mode.Keywords
This publication has 13 references indexed in Scilit:
- Performance of Processor-Memory Interconnections for MultiprocessorsIEEE Transactions on Computers, 1981
- Performance evaluation and prediction of storage hierarchiesACM SIGMETRICS Performance Evaluation Review, 1980
- Interleaved Memory Bandwidth in a Model of a Multiprocessor Computer SystemIEEE Transactions on Computers, 1979
- Performance Analysis of Cache MemoriesJournal of the ACM, 1978
- An instruction timing model of CPU performanceACM SIGARCH Computer Architecture News, 1977
- Interference in multiprocessor computer systems with interleaved memoryCommunications of the ACM, 1976
- Cache memories for PDP-11 family computersPublished by Association for Computing Machinery (ACM) ,1976
- Analysis of Memory Interference in MultiprocessorsIEEE Transactions on Computers, 1975
- Cache-based Computer SystemsComputer, 1973
- On the Bandwidth and Interference in Interleaved Memory SystemsIEEE Transactions on Computers, 1972