Direct and indirect causes of Fermi level pinning at the SiO∕GaAs interface
- 23 February 2007
- journal article
- research article
- Published by AIP Publishing in The Journal of Chemical Physics
- Vol. 126 (8), 084703
- https://doi.org/10.1063/1.2363183
Abstract
The correlation between atomic bonding sites and the electronic structure of SiO on Ga As ( 001 ) - c ( 2 × 8 ) ∕ ( 2 × 4 ) was investigated using scanning tunneling microscopy(STM), scanning tunneling spectroscopy (STS), and density functional theory(DFT). At low coverage, STM images reveal that SiO molecules bond Si end down; this is consistent with Si being undercoordinated and O being fully coordinated in molecular SiO. At ∼ 5 % ML (monolayer) coverage, multiple bonding geometries were observed. To confirm the site assignments from STM images, DFT calculations were used to estimate the total adsorption energies of the different bonding geometries as a function of SiO coverage. STS measurements indicated that SiO pins the Fermi level midgap at ∼ 5 % ML coverage. DFT calculations reveal that the direct causes of Fermi level pinning at the SiO Ga As ( 001 ) - ( 2 × 4 ) interface are a result of either local charge buildups or the generation of partially filled dangling bonds on Si atoms.Keywords
This publication has 51 references indexed in Scilit:
- GaAs Metal–Oxide–Semiconductor Field Effect Transistors Fabricated with Low-Temperature Liquid-Phase-Deposited SiO2Japanese Journal of Applied Physics, 2002
- Low interface state density oxide-GaAs structures fabricated by in situ molecular beam epitaxyJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1996
- Influence of rapid thermal annealing on the electrical characteristics of GaAs metal-oxide-semiconductor structures with a double oxide layerThin Solid Films, 1995
- Accumulation capacitance for GaAs-SiO2 interfaces with Si interlayersApplied Physics Letters, 1990
- The density of states at GaAs/native oxide interfacesSolid-State Electronics, 1984
- Study of n-GaAs MOS Diodes with Spin-on SiO2 LayerPhysica Status Solidi (a), 1982
- Planar GaAs MOSFET integrated logicIEEE Transactions on Electron Devices, 1980
- Improved enhancement/depletion GaAs MOSFET using anodic oxide as the gate insulatorIEEE Transactions on Electron Devices, 1978
- Enhancement-mode GaAs m.o.s.f.e.t. on semi-insulating substrate using a self-aligned gate techniqueElectronics Letters, 1977
- Gallium arsenide MOS transistorsSolid-State Electronics, 1965