Pipelined, time-sharing access technique for an integrated multiport memory
- 1 April 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (4), 549-554
- https://doi.org/10.1109/4.75053
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A 50 MHz 24 b floating-point DSPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dual port static RAM testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pipelined, time-sharing access technique for a highly integrated multi-port memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- An efficient scheme for interprocessor communication using dual-ported RAMsIEEE Micro, 1989
- A generator for high-density macrocells with hierarchical structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- The twin-port memory cellIEEE Journal of Solid-State Circuits, 1987