The twin-port memory cell
- 1 October 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 22 (5), 712-720
- https://doi.org/10.1109/jssc.1987.1052804
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Modular embedded cache memories for a 32b pipelined RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A 35ns 1Mb CMOS SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- 25-ns 256K×1/64K×4 CMOS SRAM'sIEEE Journal of Solid-State Circuits, 1986
- Stability and SER analysis of static RAM cellsIEEE Transactions on Electron Devices, 1985
- A 32-bit NMOS microprocessor with a large register fileIEEE Journal of Solid-State Circuits, 1984
- A new register file structure for the high-speed microprocessorIEEE Journal of Solid-State Circuits, 1982
- SDW MOSFET static memory cellIEEE Journal of Solid-State Circuits, 1981
- 16K CMOS/SOS asynchronous static RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Design of a high-performance 1024-B switched capacitor p-channel IGFET memory chipIEEE Journal of Solid-State Circuits, 1973
- A 4096-B one-transistor per bit random-access memory with internal timing and low dissipationIEEE Journal of Solid-State Circuits, 1973