On-chip vs. off-chip memory
- 1 July 2000
- journal article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Design Automation of Electronic Systems
- Vol. 5 (3), 682-704
- https://doi.org/10.1145/348019.348570
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Flow graph balancing for minimizing the required memory bandwidthPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimal code placement of embedded software for instruction cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Size-constrained code placement for cache miss rate reductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An algorithm for array variable clusteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Post-processor for data path synthesis using multiport memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 1995 high level synthesis design repositoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-level library mapping for memoriesACM Transactions on Design Automation of Electronic Systems, 2000
- Code optimization techniques for embedded DSP microprocessorsPublished by Association for Computing Machinery (ACM) ,1995
- Foreground memory management in data path synthesisInternational Journal of Circuit Theory and Applications, 1992
- MPEGCommunications of the ACM, 1991