Post-processor for data path synthesis using multiport memories
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- A linear program driven scheduling and allocation method followed by an interconnect optimization algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Pipelined, time-sharing access technique for an integrated multiport memoryIEEE Journal of Solid-State Circuits, 1991
- A flexible multiport RAM compiler for data pathIEEE Journal of Solid-State Circuits, 1991
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- Architectural synthesis for DSP silicon compilersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Scheduling and binding algorithms for high-level synthesisPublished by Association for Computing Machinery (ACM) ,1989
- Allocation of multiport memories in data path synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Automated Synthesis of Data Paths in Digital SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- The MIMOLA Design System: Tools for the Design of Digital ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984