9 ps Gate Delay Josephson OR Gate with Modified Variable Threshold Logic
- 1 January 1985
- journal article
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 24 (1A), L1
- https://doi.org/10.1143/jjap.24.l1
Abstract
A Josephson logic OR gate suitable for high speed logic circuits is proposed and tested. This gate has a structure modified from Variable Threshold Logic (VTL) to obtain large operating margin and small occupation area. The operating margin is calculated as ±19% for fan-out of 2, even with the critical current variation of ±20%. The circuit area is 40×60 µm2. A chain of 5-stage OR gates was fabricated. The gates had Josephson junctions of 4 µm and 7 µm diameter made with Pb-alloy technology. The minimum gate delay of 9 ps was measured using a Josephson sampler.Keywords
This publication has 7 references indexed in Scilit:
- Ultrahigh speed direct coupled logic gate fabricated with NbN/Pb Josephson junctionsApplied Physics Letters, 1984
- Sub-10 ps Logic Operations in Josephson Four-Junction Logic (4JL) GatesJapanese Journal of Applied Physics, 1983
- Variable threshold logic with superconducting quantum interferometersIEEE Transactions on Magnetics, 1983
- Logic delays of 5-μm resistor coupled Josephson logicApplied Physics Letters, 1982
- Logic delays of 5-μm current-switched Josephson gatesApplied Physics Letters, 1982
- Generation and measurement of ultrashort current pulses with Josephson devicesApplied Physics Letters, 1980
- Design of 2.5-Micrometer Josephson Current Injection Logic (CIL)IBM Journal of Research and Development, 1980