Architecture and implementation of a VLIW supercomputer
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- SIMP (single Instruction Stream/multiple Instruction Pipelining): A Novel High-speed Single-processor ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- IBM second-generation RISC machine organizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic instruction scheduling and the Astronautics ZS-1Computer, 1989
- Available instruction-level parallelism for superscalar and superpipelined machinesPublished by Association for Computing Machinery (ACM) ,1989
- Tradeoffs in instruction format design for horizontal architecturesPublished by Association for Computing Machinery (ACM) ,1989
- A VLIW architecture for a trace scheduling compilerIEEE Transactions on Computers, 1988
- Vector Computer Memory Bank ContentionIEEE Transactions on Computers, 1987
- A Class of Odd-Weight-Column SEC-DED-SbED Codes for Memory System ApplicationsIEEE Transactions on Computers, 1984
- Very Long Instruction Word architectures and the ELI-512Published by Association for Computing Machinery (ACM) ,1983