Half-V/SUB DD/ bit-line sensing scheme in CMOS DRAMs
- 1 August 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 19 (4), 451-454
- https://doi.org/10.1109/jssc.1984.1052165
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- An n-well CMOS dynamic RAMIEEE Transactions on Electron Devices, 1982
- A 5 V-only 64K dynamic RAM based on high S/N designIEEE Journal of Solid-State Circuits, 1980
- A System Solution to the Memory Soft Error ProblemIBM Journal of Research and Development, 1980
- A 16 384-bit dynamic RAMIEEE Journal of Solid-State Circuits, 1976
- Peripheral circuits for one-transistor cell MOS RAM'sIEEE Journal of Solid-State Circuits, 1975
- A 1-mil/SUP 2/ single-transistor memory cell in n silicon-gate technologyIEEE Journal of Solid-State Circuits, 1973
- Storage array and sense/refresh circuit for single-transistor memory cellsIEEE Journal of Solid-State Circuits, 1972