Synthesis and optimization procedures for fully and easily testable sequential machines
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Multi-level logic minimization using implicit don't caresIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Optimal State Assignment for Finite State MachinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- The TimberWolf placement and routing packageIEEE Journal of Solid-State Circuits, 1985
- Test generation by activation and defect-drive (TEGAD)Integration, 1985
- RTG: Automatic Register Level Test GeneratorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- EBT: A Comprehensive Test Generation Technique for Highly Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- The Weighted Random Test-Pattern GeneratorIEEE Transactions on Computers, 1975
- A Random and an Algorithmic Technique for Fault Detection Test Generation for Sequential CircuitsIEEE Transactions on Computers, 1971