The current-carrying corner inherent to trench isolation
- 1 August 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 14 (8), 412-414
- https://doi.org/10.1109/55.225596
Abstract
It is shown how the characteristics of the corner MOSFET inherent to trench isolation can be extracted from hardware measurements and how the corner device must be taken into account when extracting MOSFET channel characteristics. For NFETs it is found that the corner's threshold voltage, substrate sensitivity, and sensitivity to well doping are all smaller than the channel's. The results imply that for low-standby-power logic applications requiring high performance, it may become necessary to locally control the well doping at the corner. However, the corner's reduced substrate sensitivity and width independence can provide a significant advantage in a DRAM cell.Keywords
This publication has 5 references indexed in Scilit:
- A new planarization technique, using a combination of RIE and chemical mechanical polish (CMP)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A buried-plate trench cell for a 64-Mb DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Trench isolation with Del (nabla)-shaped buried oxide for 256 mega-bit DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Narrow-width effects of shallow trench-isolated CMOS with n/sup +/-polysilicon gateIEEE Transactions on Electron Devices, 1989
- A practical trench isolation technology with a novel planarization processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987