SPA - a synthesisable Amulet core for smartcard applications
- 1 January 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
SPA is a synthesised, self-timed, ARM-compatible processor core. The use of synthesis was mandated by a need for rapid implementation. This has proved to be very effective, albeit with increased cost in terms of area and performance compared with earlier non-synthesised processors. SPA is employed in an experimental smartcard chip which is being designed to evaluate the applicability of self-timed logic in security-sensitive devices. The Balsa synthesis system is used to generate dual-rail logic with some enhancements to improve security against non-invasive attacks. A complete system-on-chip is being synthesised with a only small amount of hand design being employed to boost the throughput of the on-chip interconnection system.Keywords
This publication has 10 references indexed in Scilit:
- An asynchronous low-power 80C51 microcontrollerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AMULET3: a 100 MIPS asynchronous embedded processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Delay insensitive system-on-chip interconnect using 1-of-4 data encodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- Power management in the Amulet microprocessorsIEEE Design & Test of Computers, 2001
- Synthesising an asynchronous DMA controller with BalsaJournal of Systems Architecture, 2000
- AMULET3i-an asynchronous system-on-chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- AMULET2e: an asynchronous embedded controllerProceedings of the IEEE, 1999
- AMULET3 revealedPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- AMULET1: an asynchronous ARM microprocessorIEEE Transactions on Computers, 1997
- Delay-insensitive multi-ring structuresIntegration, 1993