An analytic model to estimate the avalanche breakdown voltage improvement for LDD devices
- 1 October 1985
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 28 (10), 959-965
- https://doi.org/10.1016/0038-1101(85)90026-7
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- An As-P(n+-n-)double diffused drain MOSFET for VLSI'sIEEE Transactions on Electron Devices, 1983
- Correlation between substrate and gate currents in MOSFET'sIEEE Transactions on Electron Devices, 1982
- Fabrication of high-performance LDDFET's with Oxide sidewall-spacer technologyIEEE Transactions on Electron Devices, 1982
- One-dimensional writing model of n-channel floating gate ionization-injection MOS (FIMOS)IEEE Transactions on Electron Devices, 1981
- Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistorIEEE Transactions on Electron Devices, 1980
- Shallow junctions by high-dose As implants in Si: experiments and modelingJournal of Applied Physics, 1980
- A simple two-dimensional model for IGFET operation in the saturation regionIEEE Transactions on Electron Devices, 1977
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974