A digital neuro-chip with unlimited connectability for large scale neural networks
- 1 January 1989
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A digital neurochip has been fabricated by using a 1.3- mu m CMOS gate array. Six neurons and 84 synapses are implemented in the chip. The output of each neuron is encoded by impulse density and each synapse has 64 levels of modifiable weight. By simply connecting chips, a neural network can be scaled up without limit. A neural network board has been made to simulate a neural network of 54 neurons fully interconnected by excitatory and inhibitory synapses. The network is controlled by a digital computer. Synaptic weights and the internal potential of each neuron can be set and monitored by the computer. A wide range of neural networks can be simulated by the neural network board in combination with the computer.Keywords
This publication has 5 references indexed in Scilit:
- An Analog CMOS Backward Error-propagation LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A reconfigurable WSI neural networkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Computing motion using analog and binary resistive networksComputer, 1988
- VLSI architectures for implementation of neural networksAIP Conference Proceedings, 1986
- Neurons with graded response have collective computational properties like those of two-state neurons.Proceedings of the National Academy of Sciences, 1984