A finite element modeling of dynamic hot spot effects in MOSFET dies due to voiding in the solder die-attach
- 15 October 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 828-833
- https://doi.org/10.1109/pesc.2003.1218164
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Experimental measurement and simulation of thermal performance due to aging in power semiconductor devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Thermal impact of solder voids in the electronic packaging of power devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Void induced thermal impedance in power semiconductor modules: some transient temperature effectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Mechanism of power dissipation capability of power MOSFET devices: comparative study between LDMOS and VDMOS transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A high-speed thermal imaging system for semiconductor device analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Characterisation of die attach for power devices using thermal impedance measurement practice and experimentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analysis of thermal transient data with synthesized dynamic models for semiconductor devicesIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1995