Dielectric isolation techniques for integrated circuits
- 1 January 1976
- journal article
- Published by Elsevier in Microelectronics Reliability
- Vol. 15 (2), 113-122
- https://doi.org/10.1016/0026-2714(76)90372-3
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- Vertical m.o.s. transistor geometry for power amplification at gigahertz frequenciesElectronics Letters, 1974
- Epitaxial silicon layers grown on ion-implanted silicon nitride layersApplied Physics Letters, 1973
- Technology for monolithic high-power integrated circuits using polycrystalline Si for collector and isolation wallsIEEE Transactions on Electron Devices, 1973
- Epitaxial V-groove bipolar integrated circuit processIEEE Transactions on Electron Devices, 1973
- D-MOS transistor for microwave applicationsIEEE Transactions on Electron Devices, 1972
- Electrochemically Thinned N/N+ Epitaxial Silicon—Method and ApplicationsJournal of the Electrochemical Society, 1971
- A new technology for high-power ICIEEE Transactions on Electron Devices, 1971
- Preparation of Thin Silicon Crystals by Electrochemical Thinning of Epitaxially Grown StructuresJournal of the Electrochemical Society, 1970
- Anisotropic Etching of SiliconJournal of Applied Physics, 1969
- Kikuchi-like reflection patterns obtained with the scanning electron microscopePhilosophical Magazine, 1967