Verification algorithms for VLSI synthesis
- 1 May 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (5), 616-640
- https://doi.org/10.1109/43.3200
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Synthesis and Optimization of Multilevel Logic under Timing ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- A Rule-Based System for Optimizing Combinational LogicIEEE Design & Test of Computers, 1985
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984
- Redundancy and Don't Cares in Logic SynthesisIEEE Transactions on Computers, 1983
- Boolean Comparison of Hardware and FlowchartsIBM Journal of Research and Development, 1982
- Logic Synthesis Through Local TransformationsIBM Journal of Research and Development, 1981
- Binary Decision DiagramsIEEE Transactions on Computers, 1978
- An Approach to Multilevel Boolean MinimizationJournal of the ACM, 1964
- Representation of Switching Circuits by Binary-Decision ProgramsBell System Technical Journal, 1959