Asynchronous VLSI neural networks using pulse-stream arithmetic
- 1 June 1988
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 23 (3), 688-697
- https://doi.org/10.1109/4.307
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Semiparallel microelectronic implementation of neural network models using CCD technologyElectronics Letters, 1987
- A massively parallel architecture for a self-organizing neural pattern recognition machineComputer Vision, Graphics, and Image Processing, 1987
- A CMOS associative memory chip based on neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Asynchronous arithmetic for VLSI neural systemsElectronics Letters, 1987
- Switched-capacitor neural networksElectronics Letters, 1987
- VLSI architectures for implementation of neural networksAIP Conference Proceedings, 1986
- An artificial neural network integrated circuit based on MNOS/CCD principlesAIP Conference Proceedings, 1986
- Neural networks and physical systems with emergent collective computational abilities.Proceedings of the National Academy of Sciences, 1982
- Toward a modern theory of adaptive networks: Expectation and prediction.Psychological Review, 1981
- Some physiological and biochemical consequences of psychological postulates.Proceedings of the National Academy of Sciences of the United States of America, 1968