State minimisation-based loop handling for critical path analysis
- 1 January 1996
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 32 (1), 8-9
- https://doi.org/10.1049/el:19960021
Abstract
The authors present a new approach to the critical path analysis of digital circuits with feedback loops. The idea is to first convert a circuit with feedback loops to an equivalent minimum-sized acyclic circuit using a state-minimisation technique of sequential machines and then to perform critical path analysis. The results of experiments illustrate that the proposed method finds critical paths correctly and efficiently in the presence of feedback loops.Keywords
This publication has 4 references indexed in Scilit:
- Logic synthesis of race-free asynchronous CMOS circuitsIEEE Journal of Solid-State Circuits, 1991
- Automating the design of asynchronous sequential logic circuitsIEEE Journal of Solid-State Circuits, 1991
- Timing Analysis and Performance Improvement of MOS VLSI DesignsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985