MIPS-X: a 20-MIPS peak, 32-bit microprocessor with on-chip cache

Publisher Website

1 October 1987

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits

Vol. 22 (5), 790-799
https://doi.org/10.1109/jssc.1987.1052815

Abstract

No abstract available

Keywords

This publication has 12 references indexed in Scilit:

A 32b CMOS microprocessor with on-chip instruction and data caching and memory management
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
Architectural tradeoffs in the design of MIPS-X
Published by Association for Computing Machinery (ACM) ,1987
Design Decisions in SPUR
Computer, 1986
The Intel 80386 - Architecture And Implementation
IEEE Micro, 1985
The Z80000 Microprocessor
IEEE Micro, 1985
The Magic VLSI Layout System
IEEE Design & Test of Computers, 1985
A 32-bit NMOS microprocessor with a large register file
IEEE Journal of Solid-State Circuits, 1984
A high performance floating point coprocessor
IEEE Journal of Solid-State Circuits, 1984
The Motorola MC68020
IEEE Micro, 1984
The 801 minicomputer
Published by Association for Computing Machinery (ACM) ,1982

Cited by 37 articles