A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications
- 1 June 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (6), 804-809
- https://doi.org/10.1109/4.509866
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- Differential cascode voltage switch with the pass-gate (DCVSPG) logic tree for high performance CMOS digital systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 200 MHz video compression macrocells using low-swing differential logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1.5 ns 32 b CMOS ALU in double pass-transistor logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logicIEEE Journal of Solid-State Circuits, 1990
- Cascode voltage switch logic: A differential CMOS logic familyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984