Techniques of Microprocessor Testing and SEU-Rate Prediction
- 1 January 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 32 (6), 4219-4224
- https://doi.org/10.1109/tns.1985.4334098
Abstract
Several different approaches have been used in the past to assess the vulnerability of microprocessors to SEU. In this paper we discuss the advantages and disadvantages of each of these test methods, and address the question of how the microprocessor test results can be used to estimate upset rate in space. Finally, as an application of the above techniques, we present the test results and predicted upset rates in synchronous orbit for a selected group of microprocessors.Keywords
This publication has 7 references indexed in Scilit:
- Experimental Determination of Single-Event Upset (SEU) as a Function of Collected Charge in Bipolar Integrated CircuitsIEEE Transactions on Nuclear Science, 1984
- Heavy Ion-Induced Single Event Upsets of Microcircuits; A Summary of the Aerospace Corporation Test DataIEEE Transactions on Nuclear Science, 1984
- A Summary of JPL Single Event Upset Test Data from May 1982, Through January 1984IEEE Transactions on Nuclear Science, 1984
- Suggested Single Event Upset Figure of MeritIEEE Transactions on Nuclear Science, 1983
- Proton-Induced Single Event Upsets in NMOS MicroprocessorsIEEE Transactions on Nuclear Science, 1982
- Single Event Upset Sensitivity of Low Power Schottky DevicesIEEE Transactions on Nuclear Science, 1982
- Single Event Upsets in NMOS MicroprocessorsIEEE Transactions on Nuclear Science, 1981